Marquee Tag

Dr. PavanKumar B

Assistant Professor, ECE Dept.
pavankumar.b@bvrit.ac.in

B.E: – Electronics & communication Engineering: Andhra University, Vizag, 2005
M.Tech: – VLSI & Embedded System Design, MANIT Bhopal, 2012
Ph.D.: – MNNIT Allahabad, U.P, 2018

Teaching Experience – 5 years

JNTU Registration No – 3252-210701-190317
BVRIT ID – 1005
Ratification Status – Ratified

  1. Member of IEEE
  2.  Member of IETE
  1. Best paper award at ICICS-2016 LPU Punjab
  1. B.Tech. project guidance: 8 students
  2. No. of journal publications: 5
  3. No. of conference proceedings & paper presentations: 7
  4. No. of guest lectures delivered: 2
  1. Low power VLSI Design .
  2. Near threshold Design .
  3. Dual Mode Design .
  1. Mixed mode design .
  2. Analog IC design .
  1. Pavankumar Bikki, Analysis of High-Performance Near-threshold Dual Mode Logic Design, Intl. Journal of Electronics and Telecommunications, Vol. 65, No. 4, pp. 731-737, 2019.

  2. P. Karuppanan, S Ghosh, K Khan and Pavankumar Bikki, A Fully Differential Operational Amplifier with Slew Rate Enhancer and Adaptive Bias for Ultra Low Power, Journal of Low Power Electronics, Vol.13, pp 67–75, 2017.

  3. Pavankumar Bikki and P Karuppanan, Analysis of Low power and small swing self-biasing CMOS design, Far East Journal of Electronics and Communication, Vol. 3, pp 245-261, 2016

  4. Pavankumar Bikki and P Karuppanan, SRAM cell Leakage Control Techniques for Ultra Low Power Application: A Survey, Circuits and Systems, Vol. 8. pp 23-52, 2017.

  5. Pavankumar Bikki and P Karuppanan, Analysis of Low power and Small-swing Self-biasing transistor Domino logic, International Journal of Advanced Research in Electronics and Communication Engineering, Vol. 7, Issue 3, pp 163-168, 2018.

  1. Swetha Praharsha, Vineetha Spandana Ommi, Tulasi Raj and Pavankumar Bikki, Design and Analysis of Bulk Driver Linear Voltage Controlled Oscillator, VCAS-2020, MNNIT Allahabad.

  2. Pavankumar Bikki, G, Sabita, K, Pragathi Priya, Ch, Yehoshuva and L, Sri Hari, Design of Low Power gm-C Complex Filter using OTA Cells and ADC. Proceedings of International Conference on Recent Trends in Computing, Communication & Networking Technologies (ICRTCCNT), Aug 2019, pp 1-6.

  3. P. Bikki and M. Annapurna, Analysis of low power novel SRAM design with self-biasing approach for ultra-low power applications, International Conference on Microwave Integrated Circuits, Photonics and Wireless Networks (IMICPW), Tiruchirappalli, India, 2019, pp. 269-273.

  4. P. Bikki, M. K. R. T, M. Annapurna and S. Vujwala, Analysis of Low Power SRAM Design with Leakage Control Techniques, International Conference on Microwave Integrated Circuits, Photonics and Wireless Networks (IMICPW), Tiruchirappalli, India, 2019, pp. 400-404.

  5. P. Bikki and P. Karuppanan, Analysis of low power feed through logic with leakage control technique, 4th International Conference on Power, Control & Embedded Systems (ICPCES), Allahabad, 2017, pp. 1-6.

  6. P. Bikki and P. Karuppanan, Low power and high-performance multi-Vth dual mode logic design, 11th International Conference on Industrial and Information Systems (ICIIS), Roorkee, 2016, pp. 463-468.

  7. Pavankumar Bikki and Laxmi Kumre, Implementation of D flip-flop in GDI and Stack effect Low power design techniques, International Conference on Electrical and Electronics Engineering, ICEE-Tirupati, 9th June 2012.

  1. Pavankumar Bikki, Leakage currents in MOS transistor, Lap Lambert Academic Publishing ISBN-13 978-3-659-89165-6, No of pages 52.

  2. Recent Trends in Electronics and Communication, selected proceeding of VCAS-2020, Springer Nature, ISBN-978-981-16-2760-6, Chapter 31.